Submillimeter Superconducting Integrated Receivers: Fabrication and Yield
Lyudmila V. Filippenko, Sergey V. Shitov, Pavel N. Dmitriev, Andrey B. Ermakov, Valery P. Koshelets and Jian-Rong Gao

Abstract—Fabrication procedure and yield analysis of superconducting integrated receivers is reported. These chip receivers, apart from the quasi-optical SIS mixers, contain internal local oscillators and associated rf and dc interfaces. Due to both complexity and design requirements of the integrated circuit, certain restrictions are applied to the standard Nb/Al/AlOx/Nb SNEAP process. To obtain accurate area for micron-size SIS junctions and thickness for multi-layer SiOx insulation, a few solutions and modifications were developed. The possibility of transferring this fabrication process worldwide has been proven experimentally.

Index Terms—Josephson effect, lift-off process, Nb technology, RIE process, SIS junction, SIS mixer, SIS receiver, SNEAP process, submillimeter receiver, superconducting tunnel junction.

I. INTRODUCTION

The Superconducting Integrated Receiver (SIR) is a unique integrated circuit comprising two active devices: ultra-low-noise SIS mixer and Josephson local oscillator (LO) built on the base of flux-flow oscillator (FFO). A number of receiver chips have been designed, fabricated and tested since 1992 in IREE (Moscow, Russia) and SRON/FDL (Groningen, the Netherlands), covering the frequency range of 100 – 700 GHz [1] - [4]. The devices are useful for a wide range of applications, where extreme compactness and low power consumption are of great importance, e. g. for the multi-channel detection from air- or space-born observatories or the laboratory study of emission from a variety of coolable devices [5]. The new ambitious radio astronomy multi-dish projects (e.g. ALMA [6]) would gain considerably by using single-chip SIRS due to their lower price and better serviceability as compared to conventional approaches. In this paper we report briefly on the fabrication procedure and the main test results of the submillimeter quasi-optical SIRS for frequency range of 400 - 700 GHz.

To set the practical requirements of the fabrication process, extensive numerical simulation of the whole integrated circuit have been performed [7]. There are a few design problems, which are worth mentioning here. The LO power has to be coupled from the low-impedance FFO to the SIS mixer via a relatively long microstrip transmission line, which has to provide the exact proportion between coupled and reflected powers. To realize this, the rf loss of all materials have to be either negligible or well known.

A number of key elements of the circuit have to be fabricated quite accurately. The area of a micron-size mixing SIS junction defines not only exact tuning frequency, but also pump level and loss of the signal towards LO. The narrowest strip of the circuit is the LO power injection chain, 1.5 μm wide. Its accuracy has to be of order of 15% or about 0.2 μm.

In the present design, accurate alignment of all layers is of great importance. To provide the SIS mixer with strong enough magnetic field, a narrow, 3 μm wide, control line is laid on top of the junction with misalignment less than 1 μm. The challenge of the project was to fabricate the whole circuit using the routine procedure developed for SIS mixers, based on standard optical photolithography.

II. FABRICATION PROCEDURE

A general view of the integrated circuit is presented in Fig. 1. According to the rf requirements the substrate must be part of the optical system, i. e. it must be from the same (or similar) material as the microwave lens. This brings some difference in fabrication procedure for the quartz [1], [2] and for the silicon optics [3]. The main steps of the fabrication process are presented schematically in Fig. 2, that is, basically, a modified SNEAP procedure [8], [9]. The layers and their deposition parameters are listed in Table I.

To achieve both visual control of the reactive ion etching (RIE) during the junction definition and good patterning of the AZ5214E image reversal photo-resist, a monitor layer of Nb is deposited on the optically transparent substrate (monocrystalline quartz 15 by 24 millimeters) using dc magnetron. For 2-inch silicon wafers the monitor layer is not usually used, but a protection layer of Al2O3 is deposited by rf magnetron. This layer is needed to eliminate the over-etching of the silicon substrate during the RIE process. The base electrode of the whole structure is defined by the lift-off (see (1) in Fig. 2). The Nb–Al/AlOx–Nb trilayer is formed in situ; both metals, Nb and Al, are sputtered by dc magnetron. The tunnel barrier is formed on the surface of the aluminum film with its native oxide ($\text{Al}_2\text{O}_3$) at room temperature.
Leybold-560 and Nordiko-2000 sputtering machines were used in IREE and SRON/FDL accordingly.

To define a micron-size window SIS junction, two methods were used. The first method, which we name as the traditional one, includes a square window in the SiO$_2$ insulation. The second method is the so-called cross-bar (or cross-line) definition [10], [11]. It is important to note here that, for reasons of rf design, two layers of insulation are used in the integrated circuit. In both cases two overlapping windows are formed using SNEAP process with SPR2-1.3FX positive photo - resist; (2) - (5) from Fig. 2. The difference is that for a square junction the first window (1 μm by 1 μm) of the two concentric windows is defining the junction area, while for a cross-bar junction the resulting window is the overlapping area of two perpendicular slots of size 1 μm by 6 μm each.

The photograph of the junctions formed by these two methods is presented in Fig. 3. The monitor layer is very helpful for the traditional single step definition process; it is used to

**TABLE I**

<table>
<thead>
<tr>
<th>Material</th>
<th>Destination</th>
<th>t (nm)</th>
<th>Parameters of deposition</th>
</tr>
</thead>
<tbody>
<tr>
<td>Al$_2$O$_3$</td>
<td>buffer layer</td>
<td>100</td>
<td>Ar, 20 mTorr, 0.75 nm/s</td>
</tr>
<tr>
<td>Nb</td>
<td>monitor layer-1</td>
<td>100</td>
<td>Ar, 8 mTorr, 1.5 nm/s</td>
</tr>
<tr>
<td>Nb</td>
<td>bottom electrode</td>
<td>100/200</td>
<td>Ar, 8 mTorr, 1.5 nm/s</td>
</tr>
<tr>
<td>Al/Al$_2$O$_3$</td>
<td>barrier</td>
<td>71</td>
<td>Ar, 8 mTorr, 0.36 nm/s, O$_2$, 10 mTorr, 20 min</td>
</tr>
<tr>
<td>Nb</td>
<td>top electrode</td>
<td>100</td>
<td>Ar, 8 mTorr, 1.5 nm/s</td>
</tr>
<tr>
<td>Al$_2$O$_3$/Nb$_2$O$_5$</td>
<td>anode insulation</td>
<td>7-11</td>
<td>7.5-10 Volts</td>
</tr>
<tr>
<td>SiO$_2$</td>
<td>insulation-1</td>
<td>150</td>
<td>Ar, 20 mTorr, 0.24 nm/s</td>
</tr>
<tr>
<td>Al$_2$O$_3$/Nb$_2$O$_5$</td>
<td>anode insulation</td>
<td>7-11</td>
<td>7.5-10 Volts</td>
</tr>
<tr>
<td>SiO$_2$</td>
<td>insulation-2</td>
<td>100</td>
<td>Ar, 20 mTorr, 0.24 nm/s</td>
</tr>
<tr>
<td>Al</td>
<td>resistor</td>
<td>200</td>
<td>Ar, 8 mTorr, 0.36 nm/s</td>
</tr>
<tr>
<td>Nb</td>
<td>monitor layer-2</td>
<td>20</td>
<td>Ar, 8 mTorr, 1.5 nm/s</td>
</tr>
<tr>
<td>Nb</td>
<td>wiring</td>
<td>600</td>
<td>Ar, 8 mTorr, 1.5 nm/s</td>
</tr>
<tr>
<td>Al</td>
<td>protection layer</td>
<td>50</td>
<td>Ar, 8 mTorr, 0.36 nm/s</td>
</tr>
<tr>
<td>Al/Au</td>
<td>contact pads</td>
<td>10/50</td>
<td>Ar, 8 mTorr, 3.0 nm/s</td>
</tr>
</tbody>
</table>

Fig. 2 Fabrication steps for superconducting integrated receiver for quartz optics (left column) and for silicon optics (right column): (1) definition of base electrode and trilayer deposition, (2) first window definition, (3) RIE, anodization and first insulation deposition, (4) second window definition and RIE, (5) anodization and second insulation deposition, (6) wiring electrode definition; two additional layers from Nb and Al are used in case of quartz substrate, (7) final cross-section; the Au layer process not included.
visually estimate the end of the RIE [13]. This information is used for monitoring of the second RIE of the cross-bar junction. The typical RIE parameters were: 250 mbar of mixture CF$_4$+3%O$_2$ at 35 W. The insulation layers were sputtered in Leybold-Z400 sputtering machine by rf magnetron.

The bias resistor for the FFO (see Fig. 1) is formed at place of a large SIS junction. To remove the top electrode of the trilayer, this large “junction” is etched by RIE, which stops at the Al layer. The aluminum of the trilayer is then removed by wet etching. The normal metal (i.e. resistive layer) is deposited at place of the tunnel barrier using lift-off process. Finally, the resistor is connected by the wiring film, which is patterned using AZ5214E image reversal photo-resist.

To obtain good patterning of the wiring layer, the additional Nb film (20 nm) is deposited as shown in Fig. 2 (6) for the case of a transparent substrate. This layer protects the photo-resist from reflected UV light and has to be etched after lift-off; thin Al film is used as an RIE mask for the wiring electrode, Fig. 2 (7). Examples of submicron alignment are presented in Fig. 3 and Fig. 4. The pads for spring contacts/bonding are gold-plated (see Table I).

### III. RESULTS AND DISCUSSION

The dc characteristics of the circuit were measured with data acquisition (DAQ) system IRTECON [3], [14]. This DAQ system was developed as a dedicated tool for test and control of the superconducting integrated receiver. Fig. 5(a) presents a typical IV-curve of the SIS mixer. The R$_{in}$A product (A is an area of the junction) was in the range of 25-30 Ω⋅μm$^2$, that corresponds to the current density of 7-8 kA/cm$^2$.

It is possible to see from Fig. 3 that cross-bar junctions (b) are shaped better than ones of the single-step definition (a) (note rounding of the corners). Similar to [11], we have found that the second RIE for the cross-bar junctions has to be a few times longer. This can be explained by difficulty in etching through the narrow slots in the first SiO$_2$ insulation. Sometimes, as the result of non-complete etching, the IV-curve of the SIS junction had smeared gap structure. To obtain required total thickness of the insulation, the thickness of the second layer was corrected for thinning of the first insulation due to the RIE. The etching rate of SiO$_2$ was $\approx 0.1$ nm/s.

The accuracy of the top wiring in the stripline is important for both the frequency tuning of the SIS mixer and the proper coupling of LO power. The tuning strip of the SIS mixer also plays a role as a control line [2], [3]. Fig. 5(b) demonstrates a good Fraunhofer pattern up to the third minimum of the critical current. The magnetic field up to about 40 kA/m can be achieved with the current of 150 mA. It was found, that the edge profile of the control line, which is a 3 μm wide strip on top of the SIS junction (see Fig. 3 and Fig. 4), can influence the critical current of this strip. In a few batches, samples, which were good-looking with an optical microscope, had critical currents less than 20 mA. The problem has been identified by SEM inspection (see Fig. 6). As it is drawn in Fig. 2(6), there is a tendency of trapezoidal edge of the film patterned with an undercut profile of photo-resist. One can assume that the trapezoidal profile considerably facilitates the entrance of Abrikosov vortices in the film and consequently reduces its critical current. It has been found, that the problem can be solved either by processing the photoresist with less undercut profile or by use of positive resist. Unfortunately, this cannot guaranty smooth edges of the lift-off film.

The quality of IV-curve of the flux-flow oscillator is usually the same as for the SIS mixer. The critical current of the FFO can be suppressed completely with magnetic field produced by the integrated control line implemented in the
base electrode (see Fig. 1 and also [2]-[4]). This means a good quality of the tunnel layer over a large area of 450 μm by 4 μm.

To characterize the yield of SIR devices, the final rf test data should be mentioned. For example, all 9 pixels of the

500 GHz imaging array receiver [3], [4] were selected from two batches. This selection of nearly identical devices was made from two groups of only 20 devices each. The yield of a good batch was up to 80% according to the dc pre-test and up to 25% after the rf selection.

IV. CONCLUSION

A procedure of fabricating superconducting integrated receiver has been developed successfully using optical photolithography and proven to be transferable from one lab to another. This development confirms the possibility of massive production of Nb receiving chips containing FFQs, SIS mixers and rf coupling circuits operating at sub-terahertz frequencies.

ACKNOWLEDGMENT

Authors thank Th. de Graauw and T. Klapwijk for their support and continuous encouragement, S. Bakker for help in running the clean room facilities, W. Luinge for management efforts and D. van Nguyen for precise dicing of wafers.

REFERENCES